

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: SOURCE FOLLOWER, VOLTAGE FOLLOWER, AND  
SEMICONDUCTOR DEVICE

APPLICANT: HIROYUKI MIYAKE AND YUTAKA SHIONOIRI

## SOURCE FOLLOWER, VOLTAGE FOLLOWER, AND SEMICONDUCTOR DEVICE

### BACKGROUND OF THE INVENTION

#### 5 1. Field of the Invention

The present invention relates to a source follower and a voltage follower, and more particularly to a semiconductor device having a source follower and a voltage follower formed by using a thin film transistor in a driver circuit.

#### 10 2. Description of the Related Art

In an active matrix semiconductor display device, pixels having display elements are arranged in matrix in a pixel portion and each pixel is supplied with video signals for controlling the drive of the display elements through a plurality of signal lines provided in the pixel portion. These signal lines have load  
15 capacitance caused by display elements or other circuit elements in the pixel. Therefore, when the current is not supplied enough, the load capacitance is not charged rapidly and a video signal to be inputted to each pixel are largely delayed or do not rise nor fall sharply. In particular, a larger pixel portion in a display device tends to suffer from the aforementioned problem since load capacitance  
20 between the wirings are increased as wiring length is increased in accordance with the increased pixels.

In view of the aforementioned problem, such circuit as a source follower or a voltage follower for transforming an impedance are typically provided on the output side of a signal line driver circuit. The source follower in particular has a  
25 rather simple configuration that the drain of a transistor is fixed at a constant potential, the gate is used for input, and the source is connected to a constant current supply and used for output. By using these circuits, an area required for the signal line driver circuit does not have to be expanded much even when signal lines are increased in accordance with the increased resolution, therefore, they are  
30 used as a typical impedance transformer for a signal line driver circuit of a

semiconductor display device. By providing an impedance transformer on the output side of the signal line driver circuit, current supply to the signal line can be increased and a delay or blunted rise and fall of a video signal can be avoided.

An active matrix semiconductor display device formed by using an inexpensive glass substrate can not easily be miniaturized since a periphery (frame area) of the pixel portion required for mounting occupies more area as the resolution becomes higher. Thus, a method for implementing an IC formed by using a single crystalline silicon wafer is considered to be nearing its mature phase, therefore, a technology for integrating a signal line driver circuit and a scan driver circuit on the same glass substrate as a pixel portion, that is referred to as System On Panel is now focused on.

A thin film transistor, however, has a large variation in characteristics as compared to a single crystalline MOS transistor. A variation in threshold voltage in particular is directly reflected to an output voltage of a source follower and a voltage follower. FIG. 9A shows a circuit diagram of a typical source follower. In the source follower shown in FIG. 9A, an input potential  $V_{in}$  is supplied to the gate (G) of a transistor 901 and a potential  $V_{dd}$  ( $V_{dd} > G_{nd}$  (potential of the ground)) is supplied to the drain (D) from a power supply. The source (S) is connected to a constant current supply 902 and the potential of the source corresponds to an output potential  $V_{out}$ .

The output potential  $V_{out}$  of the source follower having the aforementioned configuration can be obtained by the following formula shown in [Formula 1]. Note that  $V_{gs}$  corresponds to a voltage (gate voltage) that deducted the potential of the source from the potential of the gate.

[Formula 1]

$$V_{out} = V_{in} - V_{gs}$$

The potential of this gate voltage  $V_{gs}$  is dependent on the relation between the gate voltage  $V_{gs}$  and a drain current  $I_d$ . In the case where the transistor 901 is operated in a saturation region, the drain current  $I_d$  can be obtained by the following formula shown in [Formula 2]. Note that  $\mu$  is mobility,

$C_o$  is the gate capacitance per unit area,  $W/L$  is the proportion of the channel width  $W$  to the channel length  $L$  of a channel formation region, and  $V_{th}$  is a threshold voltage.

[Formula 2]

5 
$$I_d = \mu C_o W/L (V_{gs} - V_{th})^2/2$$

In Formula 2,  $\mu$ ,  $C_o$ ,  $W/L$ , and  $V_{th}$  are all fixed values determined by each transistor. The drain current  $I_d$  of the transistor 901 is approximately determined by the constant current supply 902. Therefore, when the threshold voltage  $V_{th}$  is constant, it is found from Formula 2 that a predetermined gate voltage  $V_{gs}$  can be  
10 obtained. In other words, the gate voltage  $V_{gs}$  varies when the threshold voltage varies, which ends in the variation in the output potential  $V_{out}$ .

FIG. 9B shows measured values of the output potential  $V_{out}$  relatively to the input potential  $V_{in}$  of the source follower shown in FIG. 9A. As shown in FIG. 9B, the output potential  $V_{out}$  has a variation according to each source  
15 follower. This variation in the output of the source follower provided on the output side of the signal line driver circuit cause a variation in the potential of the video signal of each line, and visibly appear as a luminance variation in stripe shapes.

## 20 SUMMARY OF THE INVENTION

In view of the aforementioned problem, the invention provides a source follower or a voltage follower which can avoid the variation in output potential even when the threshold voltages of TFTs vary, and a semiconductor device which can avoid the visible luminance variation in striped shapes due to the  
25 variation in output potential of the source follower or the voltage follower.

According to the invention, variation in the output potential due to the variation in gate voltage is corrected by using a capacitor. Specifically, an input potential  $V_{in}$  is supplied to a first electrode of a capacitor in a first period (write period). The source of a transistor is connected to a second electrode of the  
30 capacitor. A potential of the drain is fixed and a precharge potential  $V_{pre}$  is

supplied to the gate, thus a potential that deducted the gate voltage  $V_{gs}$  from the precharge potential  $V_{pre}$  is supplied to the second electrode. At this time, the capacitor stores a voltage of  $V_{in} - V_{pre} + V_{gs}$ .

In a second period (store period), the first electrode of the capacitor and  
5 the gate electrode of the transistor are connected and an input potential  $V_{in}$  is supplied to both of them. By floating a potential of the second electrode of the capacitor, the voltage accumulated in the first period is stored. Subsequently, a potential of the first electrode of the capacitor and the gate of the transistor connected to each other floats in a third period (output period). Further, by  
10 supplying an offset potential  $V_o$  to the second electrode of the capacitor, the potential of the first electrode of the capacitor and the gate of the transistor becomes  $V_o + V_{in} - V_{pre} + V_{gs}$ , following the law of conservation of electric charge. Accordingly, a potential of the source of the transistor becomes  $V_o + V_{in} - V_{pre}$ , which corresponds to the output potential  $V_{out}$ . Thus, the output  
15 potential  $V_{out}$  can be determined independently of the potential of  $V_{gs}$ .

According to the aforementioned configuration of the invention, variation in the output potential of the source follower due to the variation in threshold voltage of the transistors can be avoided.

The idea of the invention can be applied to not only a source follower but  
20 a voltage follower using an operational amplifier as well. In this case, an input potential  $V_{in}$  is supplied to a first electrode of a capacitor in a first period (write period). An output terminal of the operational amplifier is connected to a second electrode of the capacitor. By supplying a precharge potential  $V_{pre}$  to a non-inverted input terminal, a potential that deducted an offset voltage  $V_{op}$  of the  
25 operational amplifier from the precharge potential  $V_{pre}$  is supplied to the second electrode of the capacitor. At this time, a voltage stored in the capacitor is  $V_{in} - V_{pre} + V_{op}$ . The offset voltage  $V_{op}$  of the operational amplifier is dependent on the characteristics of the transistors configuring the operational amplifier.

In a second period (store period), the first electrode of the capacitor is  
30 connected to the non-inverted input terminal of the operational amplifier and an

input potential  $V_{in}$  is supplied to both of them. By floating a potential of the second electrode of the capacitor, the voltage accumulated in the first period is stored. Subsequently, a potential of the first electrode of the capacitor and the non-inverted input terminal of the operational amplifier connected to each other  
5 floats in a third period (output period). Further, by supplying an offset potential  $V_o$  to the second electrode of the capacitor, the potential of the first electrode of the capacitor and the non-inverted input terminal of the operational amplifier becomes  $V_o + V_{in} - V_{pre} + V_{op}$ , following the law of conservation of electric charge. Accordingly, a potential of the output terminal of the operational  
10 amplifier becomes  $V_o + V_{in} - V_{pre}$ , which corresponds to the output potential  $V_{out}$ . Thus, the output potential  $V_{out}$  can be determined independently of the potential of  $V_{op}$ .

According to the aforementioned configuration of the invention, variation in the output potential of the voltage follower due to the variation in threshold  
15 voltage of the transistors configuring the operational amplifier can be avoided.

By providing the source follower or the voltage follower on the output side of a signal line driver circuit, a variation in potential of video signals to be inputted to each signal line can be avoided and a visible luminance variation that appears in striped shapes on a semiconductor display device can be avoided.

20 It should be noted that a semiconductor device of the invention includes a semiconductor display device including a liquid crystal display device, a light emitting device having a light emitting element represented by an organic light emitting element in each pixel, a DMD (Digital Micromirror Device), a PDP (Plasma Display Panel), an FED (Field Emission Display) and the like, and other  
25 semiconductor display devices having a circuit element formed by using a semiconductor film in a driver circuit. A semiconductor device of the invention is not limited to the aforementioned semiconductor display devices and a semiconductor integrated circuit having the source follower or the voltage follower of the invention is included as well.

30 It is possible to use a transistor other than a thin film transistor in the

invention. The transistor used in the invention may be a transistor formed by using a single crystalline silicon, a transistor formed by using SOI, or a thin film transistor formed by using a polycrystalline silicon or an amorphous silicon. It may be a transistor formed by using an organic semiconductor or a transistor  
5 formed by using a carbon nanotube. A transistor provided in a pixel of a light emitting device of the invention may comprise a single-gate structure, a double-gate structure, or a multi-gate structure having more than two gate electrodes.

According to the aforementioned configuration of the invention, a  
10 variation in output potential of the voltage follower due to the variation in threshold voltages of the transistors configuring an operational amplifier can be avoided. By providing the source follower or the voltage follower on the output side of a signal line driver circuit, a variation in potential of video signals to be inputted to each signal line can be avoided and a visible luminance variation that  
15 appears in striped shapes on a semiconductor display device can be avoided.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

FIGS. 1A and 1B are a circuit diagram of the source follower of the invention and the timing chart thereof.

20 FIGS. 2A to 2C are the operations of the source follower of the invention shown in FIG. 1A.

FIGS. 3A to 3D are the voltage follower of the invention and the operations thereof.

FIGS. 4A and 4B are block diagrams of the semiconductor display device  
25 using the source follower of the invention.

FIG. 5 is a circuit diagram of a part of the signal line driver circuit in FIG. 4B.

FIG. 6 is a circuit diagram of another mode of the signal line driver circuit.

30 FIG. 7 is an outline view of the semiconductor display device of the

invention.

FIGS. 8A to 8H are examples of the electronic devices using the invention.

FIGS. 9A and 9B are the conventional source follower and the measured  
5 data of the input potential  $V_{in}$  and the output potential  $V_{out}$ .

### DETAILED DESCRIPTION THE INVENTION

Although the present invention will be fully described by way of example with reference to the accompanying drawings, it is to be understood that various  
10 changes and modifications will be apparent to those skilled in the art. Therefore, unless otherwise such changes and modifications depart from the scope of the present invention hereinafter defined, they should be construed as being included therein.

#### 15 [Embodiment Mode1]

FIG. 1A is a circuit diagram which corresponds to one mode of the source follower of the invention. The source follower of the invention is configured with a transistor 101, a constant current supply 102, a correction unit 103 for correcting a potential supplied to the gate and the source of the transistor 101.

20 A fixed potential  $V_{dd}$  is supplied to the drain of the transistor 101 and the source thereof is connected to the constant current supply 102. The potential of the source of the transistor 101 corresponds to an output potential.

The correction unit 103 is configured with a capacitor 109, a plurality of transistors 104 to 108 as switching elements for controlling a voltage to be  
25 supplied to the capacitor 109. In FIG. 1A, specifically, the transistor 104 controls a supply of an input potential  $V_{in}$  to the first electrode of the capacitor 109. The transistor 107 controls a supply of an offset potential  $V_o$  to the second electrode of the capacitor 109. The transistor 108 controls a connection between the second electrode of the capacitor 109 and the source of the transistor 101.  
30 The transistor 105 controls a supply of a precharge potential  $V_{pre}$  to the gate of



the transistor 101. The transistor 106 controls a connection between the gate of the transistor 101 and the first electrode of the capacitor 109. The transistor 105 and the transistor 106 control a supply of the precharge potential  $V_{pre}$  to the first electrode of the capacitor 109.

5 Hereinafter explained is an operation of the source follower shown in FIG. 1A. The operation of the source follower of the invention can be explained in three periods of a write period, a store period, and an output period. Potentials supplied to the gates of the transistors 104 to 108 are denoted as  $V_{g1}$  to  $V_{g5}$ , respectively. A timing chart of the potentials  $V_{g1}$  to  $V_{g5}$  are shown in FIG. 1B.

10 As seen in the timing chart in FIG. 1B, the transistors 104, 105, and 108 are turned ON and the transistors 106 and 107 are turned OFF in the write period. A simplified connection between the transistor 101, the constant current supply 102, and the capacitor 109 in the source follower in FIG. 1A in the write period is shown in FIG. 2A. It should be noted that  $V_1$  denotes a potential of the first  
15 electrode,  $V_2$  denotes a potential of the second electrode of the capacitor 109.  $V_{ss}$  denotes a fixed potential supplied from the power supply, which is lower than the potentials of  $V_{dd}$ ,  $V_{pre}$ , and  $V_{in}$ , or it may be the same potential as a ground.

As shown in FIG. 2A, an input potential  $V_{in}$  is supplied to the first electrode of the capacitor 109 in the write period. Therefore, the potential  $V_1$  of  
20 the first electrode of the capacitor 109 becomes  $V_1 = V_{in}$ . Further, a potential for precharge (precharge potential) is supplied to the gate of the transistor 101 and the source thereof is connected to the second electrode of the capacitor 109. Therefore, the source of the transistor 101 has a potential that deducted a gate voltage  $V_{gs}$  from the precharge potential  $V_{pre}$ , which makes the potential  $V_2$  of  
25 the second electrode of the capacitor 109 as  $V_2 = V_{pre} - V_{gs}$ . Thus, a voltage  $V_c$  to be supplied to the capacitor 109 right before the termination of the write period is  $V_c = V_1 - V_2 = V_{in} - V_{pre} + V_{gs}$ .

At the beginning of the write period, the transistor 104 is preferably turned ON after turning ON the transistors 105 and 108. By operating the  
30 transistors at the aforementioned timing, an input potential  $V_{in}$  can be supplied to

the first electrode of the capacitor 109 after the potential of the second electrode of the capacitor 109 is determined.

In the store period after the write period, the transistors 104 and 106 are turned ON and the transistors 105, 107, and 108 are turned OFF as shown in the timing chart in FIG. 1B. A simplified connection between the transistor 101, the constant current supply 102, and the capacitor 109 in the source follower in FIG. 1A in the store period is shown in FIG. 2B.

As shown in FIG. 2B, the first electrode of the capacitor 109 and the gate of the transistor 101 are connected in the store period. An input potential  $V_{in}$  is supplied to the first electrode of the capacitor 109 and the gate of the transistor 101. Therefore, a potential  $V_1$  of the first electrode is  $V_1 = V_{in}$ . The transistor 108 as a switching element is OFF, therefore, the potential of the second electrode of the capacitor 109 floats. Therefore, the potential  $V_2$  of the second electrode remains as  $V_2 = V_{pre} - V_{gs}$  as was in the write period. Thus, a voltage  $V_c$  to be supplied to the capacitor 109 right before the termination of the write period is stored unchanged as  $V_c = V_1 - V_2 = V_{in} - V_{pre} + V_{gs}$ .

It should be noted that the transistor 108 is preferably turned OFF at a faster timing than the transistor 105 when transiting from the write period to the store period. By operating the transistors at the aforementioned timing, a voltage supplied to the capacitor 109 can be stored without fail.

In the output period after the store period, the transistors 106 and 107 are turned ON and the transistors 104, 105, and 108 are turned OFF as shown in the timing chart in FIG. 1B. A simplified connection between the transistor 101, the constant current supply 102, and the capacitor 109 of the source follower in FIG. 1A in the output period is shown in FIG. 2C.

As shown in FIG. 2C, the first electrode of the capacitor 109 and the gate of the transistor 101 are connected in the output period. Unlike in the store period, an input potential  $V_{in}$  is not supplied to the first electrode of the capacitor 109 and the gate of the transistor 101, that is to say, the potential thereof floats. An offset potential  $V_o$  is supplied to the second electrode of the capacitor 109.

Thus, the potential  $V_2$  of the second electrode of the capacitor 109 is  $V_2 = V_o$ . The voltage  $V_c$  stored in the capacitor 109 is stored as it is, following the law of conservation of electric charge. Therefore, the potential  $V_1$  of the first electrode of the capacitor 109 is  $V_1 = V_2 + V_c = V_o + V_{in} - V_{pre} + V_{gs}$ .

5        The gate of the transistor 101 is connected to the first electrode of the capacitor 109 and the source of the transistor 101 has a potential that deducted the gate voltage  $V_{gs}$  from the potential of the gate thereof. Therefore, the potential of the source of the transistor 101 is  $V_1 - V_{gs} = V_o + V_{in} - V_{pre}$ . This potential of the source of the transistor 101 corresponds to the output potential  $V_{out}$  of the  
10 source follower, which is obtained as  $V_{out} = V_o + V_{in} - V_{pre}$ .

      Thus, the output potential  $V_{out}$  is determined by the offset potential  $V_o$ , the input potential  $V_{in}$ , and the precharge potential  $V_{pre}$ , regardless of the potential of the gate voltage  $V_{gs}$  of the transistor 101. Therefore, a variation in the output potential  $V_{out}$  of the source follower due to a variation in threshold  
15 voltage of the transistors can be avoided. By providing the source follower on the output side of a signal line driver circuit, a variation in potential of video signals to be inputted to each signal line can be avoided and a visible luminance variation that appears in striped shapes on a semiconductor display device can be avoided.

20        The offset potential  $V_o$ , the input potential  $V_{in}$ , and the precharge potential  $V_{pre}$  are set so that the transistor 101 operates in a saturation region. It is also important to set the offset potential  $V_o$ , the input potential  $V_{in}$ , and the precharge potential  $V_{pre}$  so that the constancy of the constant current supply can be maintained.

25        Before providing a write period again after the output period, a charge stored in the capacitor 109 may be reset. By resetting, the charge is to be a constant value at all times regardless of the amount of the charge accumulated in the write period.

      The timing chart in FIG. 1B is based on the assumption that the transistors  
30 104 to 108 shown in FIG. 1A are all n-channel transistors. The transistors 104 to

108 may be either n-channel or p-channel transistors. The potential to be supplied to the gate of each transistor is not limited to that shown in the timing chart in FIG. 1B. The timing chart is preferably changed according to the polarity of each transistor so that the transistors operate as shown in FIGS. 2A to  
5 2C.

Note that the constant current supply may use a known configuration. For example, a single transistor or a plurality of transistors connected in series may be used as the constant current supply. In this case, the transistor used as the constant current supply is operated in a saturation region in order to maintain  
10 the constancy.

#### [Embodiment Mode 2]

FIG. 3A is a circuit diagram which corresponds to one mode of the voltage follower of the invention. The voltage follower of the invention is  
15 configured with an operational amplifier 301 and a correction unit 302 for correcting a potential to be supplied to a non-inverted input terminal (+) and the output terminal of the operational amplifier 301. The inverted input terminal (−) of the operational amplifier 301 is connected to its output terminal. The potential of the output terminal of the operational amplifier 301 corresponds to an output  
20 potential.

The correction unit 302 is configured with a capacitor 303, a plurality of transistors 304 to 308 as switching elements for controlling a voltage to be supplied to the capacitor 303, as in the case of the source follower. In FIG. 3A, specifically, the transistor 304 controls a supply of an input potential  $V_{in}$  to the  
25 first electrode of the capacitor 303. The transistor 307 controls a supply of an offset potential  $V_o$  to the second electrode of the capacitor 303. The transistor 308 controls a connection between the second electrode of the capacitor 303 and the output terminal of the operational amplifier 301. The transistor 305 controls a supply of a precharge potential  $V_{pre}$  to the non-inverted input terminal of the  
30 operational amplifier 301. The transistor 306 controls a connection between the

non-inverted input terminal of the operational amplifier 301 and the first electrode of the capacitor 303. The transistors 305 and 306 control a supply of the precharge potential  $V_{pre}$  to the first electrode of the capacitor 303.

Hereinafter explained is an operation of the voltage follower shown in FIG. 3A. The operation of the voltage follower of the invention can be explained in three periods of a write period, a store period, and an output period as in the case of the source follower described in Embodiment Mode 1. The operations of the switching elements in each period are the same in the case of the source follower described in Embodiment Mode 1. That is to say, the transistors 304, 305, and 308 are turned ON and the transistors 306 and 307 are turned OFF in the write period. A simplified connection between the operational amplifier 301 and the capacitor 303 of the voltage follower in FIG. 3A in the write period is shown in FIG. 3B. It should be noted that  $V_1$  denotes a potential of the first electrode and  $V_2$  denotes a potential of the second electrode of the capacitor 303.

As shown in FIG. 3B, an input potential  $V_{in}$  is supplied to the first electrode of the capacitor 303 in the write period. Therefore, the potential  $V_1$  of the first electrode is  $V_1 = V_{in}$ . A potential for precharge (precharge potential) is supplied to the non-inverted input terminal of the operational amplifier 301 and the output terminal thereof is connected to the second electrode of the capacitor 303. Therefore, the output terminal of the operational amplifier 301 has a potential that deducted an offset voltage  $V_{op}$  of the operational amplifier 301 from the precharge potential  $V_{pre}$ , and the potential  $V_2$  of the second electrode of the capacitor 303 becomes  $V_2 = V_{pre} - V_{op}$ . Thus, a voltage  $V_c$  to be supplied to the capacitor 303 right before the termination of the write period is  $V_c = V_1 - V_2 = V_{in} - V_{pre} + V_{op}$ .

At the beginning of the write period, the transistor 304 is preferably turned ON after turning ON the transistors 305 and 308. By operating the transistors at the aforementioned timing, an input potential  $V_{in}$  can be supplied to the first electrode of the capacitor 303 after the potential of the second electrode of the capacitor 303 is determined.

In the store period after the write period, the transistors 304 and 306 are turned ON and the transistors 305, 307, and 308 are turned OFF. A simplified connection between the operational amplifier 301 and the capacitor 303 of the voltage follower in FIG. 3A in the store period is shown in FIG. 3C.

5 As shown in FIG. 3C, the first electrode of the capacitor 303 and the non-inverted input terminal of the operational amplifier 301 are connected in the store period. An input potential  $V_{in}$  is supplied to the first electrode of the capacitor 303 and the non-inverted input terminal of the operational amplifier 301. Therefore, the potential  $V_1$  of the first electrode of the capacitor 303 is  $V_1 = V_{in}$ .  
10 The transistor 308 as a switching element is OFF, therefore, the potential of the second electrode of the capacitor 303 floats. Therefore, the potential  $V_2$  of the second electrode of the capacitor 303 remains as  $V_2 = V_{pre} - V_{op}$  as was in the write period. Thus, a potential  $V_c$  to be supplied to the capacitor 303 right before the termination of the write period is stored unchanged as  $V_c = V_1 - V_2 =$   
15  $V_{in} - V_{pre} + V_{op}$ .

It should be noted that the transistor 308 is preferably turned OFF at a faster timing than the transistor 305 when transiting from the write period to the store period. By operating the transistors at the aforementioned timing, a voltage supplied to the capacitor 303 can be stored without fail.

20 In the output period after the store period, the transistors 306 and 307 are turned ON and the transistors 304, 305, and 308 are turned OFF. A simplified connection between the operational amplifier 301 and the capacitor 303 of the voltage follower in FIG. 3A in the output period is shown in FIG. 3D.

As shown in FIG. 3D, the first electrode of the capacitor 303 and the  
25 non-inverted input terminal of the operational amplifier 301 are connected in the output period. Unlike in the store period, an input potential  $V_{in}$  is not supplied to the first electrode of the capacitor 303 and the non-inverted input terminal of the operational amplifier 301, that is to say, the potential thereof floats. An offset potential  $V_o$  is supplied to the second electrode of the capacitor 303. Thus, the  
30 potential  $V_2$  of the second electrode of the capacitor 303 is  $V_2 = V_o$ . The

voltage  $V_c$  stored in the capacitor 303 is stored as it is, following the law of conservation of electric charge. Therefore, the potential  $V_1$  of the first electrode of the capacitor 303 is  $V_1 = V_2 + V_c = V_o + V_{in} - V_{pre} + V_{op}$ .

The non-inverted input terminal of the operational amplifier 301 is  
5 connected to the first electrode of the capacitor 303 and the output terminal of the operational amplifier 301 has a potential that deducted the offset voltage  $V_{op}$  of the operational amplifier 301 from the potential of the non-inverted input terminal thereof. Therefore, the potential of the output terminal of the operational amplifier 301 is  $V_1 - V_{op} = V_o + V_{in} - V_{pre}$ . This potential of the output  
10 terminal of the operational amplifier 301 corresponds to the output potential  $V_{out}$  of the voltage follower, which is obtained as  $V_{out} = V_o + V_{in} - V_{pre}$ .

Thus, the output potential  $V_{out}$  is determined by the offset potential  $V_o$ , the input potential  $V_{in}$ , and the precharge potential  $V_{pre}$ , independently of the potential of the offset voltage  $V_{op}$  of the operational amplifier 301. Therefore, a  
15 variation in the output potential  $V_{out}$  of the voltage follower due to a variation in threshold voltage of the transistor can be avoided. By providing the voltage follower on the output side of a signal line driver circuit, a variation in potential of video signals to be inputted to each signal line can be avoided and a visible luminance variation that appears in striped shapes on a semiconductor display  
20 device can be avoided.

It is important to set the offset potential  $V_o$ , the input potential  $V_{in}$ , and the precharge potential  $V_{pre}$  so that the operational amplifier 301 operates properly.

Before providing a write period again after the output period, a charge  
25 stored in the capacitor 303 may be reset. By resetting, the charge is to be a constant value at all times regardless of the amount of the charge accumulated in the write period.

#### [Embodiment 1]

30 In this embodiment, a configuration of a semiconductor display device of

the invention having the source follower of FIG. 1 in a driver circuit is described. FIG. 4A is a block diagram of the semiconductor display device of this embodiment. The semiconductor display device shown in FIG. 4A is configured with a pixel portion 401 having a plurality of pixels provided with display  
5 elements, a scan line driver circuit 402 for selecting each of the pixels, and a signal line driver circuit for controlling an input of a video signal to the selected pixel.

The signal line driver circuit 403 in FIG. 4A comprises a shift register 404 and a source follower 405. It should be noted that the source follower of the  
10 invention is used as an impedance transformer of the signal line driver circuit 403, however, the voltage follower of the invention can be used instead.

A clock signal (CLK) and a start pulse (SP) are inputted to the shift register 404. When the clock signal (CLK) and the start pulse (SP) are inputted, a timing signal is generated in the shift register 404 and inputted to the source  
15 follower 405. Specifically, the timing signal is supplied to the transistor 104 of the source follower in FIG. 1A as a potential  $V_{g1}$ .

Potentials  $V_{g2}$  to  $V_{g5}$  to be supplied to the other transistors 105 to 108 and a video signal are supplied to the source follower 405. A potential of the video signal is supplied to the source follower 405 as an input potential  $V_{in}$ .  
20 Therefore, an output potential of the source follower 405 obtained by the inputted video signal is supplied to subsequent signal lines in synchronization with the timing signal or the potentials  $V_{g2}$  to  $V_{g5}$ . The output potential may have difference from the input potential, however, the output potential includes image data of the video signals to be supplied to the source follower 405. Therefore,  
25 the output potential to be supplied to the signal lines is a video signal as well.

In the case of the semiconductor display device having the signal line driver circuit shown in FIG. 4A, the output period can be overlapped with a display period of the pixels and the write period and the store period can be provided during the horizontal flyback period or the vertical flyback period.  
30 However, the write period and the store period can be provided during the other



period than the flyback periods as needed as long as they are not overlapped with a period for inputting the video signal to the pixels connected to the signal lines.

A configuration of the scan line driver circuit 402 is described now. The scan line driver circuit 402 is configured with a shift register 406 and a buffer 407.  
5 A level shifter may be included as the case might be. A select signal is generated in the scan line driver circuit 402 when the clock signal CLK and the start pulse SP are inputted to the shift register 406. The generated select signal is then buffer amplified in the buffer 407 and then supplied to a corresponding scan line. Gates of transistors in one row of pixels are connected to the scan line. As the  
10 transistors of one row of pixels have to be turned ON simultaneously, the buffer 407 is required to be capable of flowing a large current.

It should be noted that the other circuits such as a decoder circuit that can select signal lines may be used instead of the shift registers 404 and 406.

The signal line driver circuit for driving the semiconductor display device  
15 of the invention is not limited to the configuration described in this embodiment.

#### [Embodiment 2]

In this embodiment, a configuration of the semiconductor display device of the invention having the source follower of FIG. 1 in a driver circuit is  
20 described. FIG. 4B is a block diagram of the semiconductor display device of this embodiment. The semiconductor display device in FIG. 4B is configured with a pixel portion 411 having a plurality of pixels provided with display elements, a scan driver circuit 412 for selecting each of the pixels, and a signal line driver circuit 413 for controlling an input of a video signal to the selected  
25 pixel.

The signal line driver circuit 413 in FIG. 4B comprises a shift register 414, an analog latch A415, an analog latch B416, and a source follower 417. It should be noted that the source follower of the invention is used as an impedance transformer of the signal line driver circuit 413, however, the voltage follower of  
30 the invention can be used instead.

A clock signal (CLK) and a start pulse (SP) are inputted to the shift register 414. When the clock signal (CLK) and the start pulse (SP) are inputted, a timing signal is generated in the shift register 414 and inputted to a first stage of the analog latch A415 sequentially. When the timing signal is inputted to the  
5 analog latch A415, a video signal is inputted to the analog latch A415 sequentially in synchronization with the timing signal and stored therein. It should be noted that the video signal is inputted to the analog latch A415 sequentially in this embodiment, however, the invention is not limited to this configuration. The analog latch A415 constituted by a plurality of stages may be divided into some  
10 groups and the video signals may be inputted to each of the groups in parallel, that is referred to as a division (split) drive. Note that the number of division groups in the division driving is referred to as a division number. For example, in the case of dividing the latch into groups by four stages, it is referred to as a division drive in four.

15 A time required for inputting video signals into all the stages of latches in the analog latch A415 is referred to as a line period. In practice, the line period may include a horizontal flyback period in addition to the aforementioned line period.

After one line period is terminated, a latch signal is supplied to the analog  
20 latch B416 and the video signals stored in the analog latch A415 are supplied to the analog latch B416 in synchronization with the latch signals and stored therein. Subsequent video signals are inputted in synchronization with timing signals from the shift register 414 again to the analog latch A415 after supplying the video signals to the analog latch B416. In this second line period, the video signals  
25 supplied and stored in the analog latch B416 are inputted to the source follower 417 as an input potential  $V_{in}$ .

The potentials  $V_{g1}$  to  $V_{g5}$  supplied to the transistors 104 to 108 are supplied to the source follower 417. Therefore, an output potential of the source follower 417 obtained by the inputted video signal is supplied to subsequent signal  
30 lines in synchronization with the latch signals or the potentials  $V_{g1}$  to  $V_{g5}$ .

FIG. 5 is an example of a specific circuit diagram of the analog latch A415, the analog latch B416, and the source follower 417 in the signal line driver circuit 413. As shown in FIG. 5, the analog latch A415 is configured with a capacitor 420 and a switch 421 for controlling a potential supply of a video signal to the capacitor 420. Switching of the switch 421 is controlled by a timing signal. The analog latch B416 is configured with a capacitor 422 and a switch 423 for controlling the potential supply of the video signal stored in the capacitor 420 to the capacitor 422. Switching of the switch 423 is controlled by a latch signal.

The source follower 417 has the same configuration as the source follower in FIG. 1A, in which a potential of a video signal stored in the capacitor 422 is supplied to the source follower 417 as an input potential  $V_{in}$ . A switching element may be provided between the source follower 417 and signal lines so that an output potential which is supposed to be supplied in the output period is not supplied to the signal lines in the write period and the store period.

In the case of the semiconductor display device having the signal line driver circuit shown in FIGS. 4B and 5, the output period can be overlapped with a display period of the pixels and the write period and the store period can be provided during the horizontal flyback period or the vertical flyback period. However, the write period and the store period can be provided during the other period than the flyback periods as needed as long as they are not overlapped with a period for inputting the video signal to the pixels connected to the signal lines.

It should be noted that the other circuits such as a decoder circuit that can select signal lines may be used instead of the shift registers 414 and 416.

The signal line driver circuit can be configured by using the capacitor 109 of the source follower 417 as a capacitor of the analog latch and omitting one of the two analog latches. FIG. 6 is an example in which a capacitor in the source follower is used as a capacitor of an analog latch in a part of the signal line driver circuit in FIG. 5.

FIG. 6 is a circuit diagram of an analog latch 430 and a source follower 431 provided in a signal line driver circuit. In the analog latch 430, when a

switch 433 is turned ON by a timing signal supplied from a shift register, a potential of a video signal is supplied to a capacitor 434 and stored therein. A potential of a latch signal is then supplied to the source follower 431 as  $V_{g1}$ , which controls the switching of the transistor 104. When the transistor 104 is  
5 turned ON, the potential of the video signal stored in the capacitor 434 is supplied to the capacitor 432 in the source follower 431 and stored therein. By an output potential of the source follower 431 supplied to the signal lines, video signals are inputted to each of the pixels.

By using the capacitor of the source follower as the capacitor of the  
10 analog latch, the number of analog latches can be reduced drastically as compared to the signal line driver circuit in FIG. 5, thus the area occupied by the signal line driver circuit can be suppressed.

The signal line driver circuit for driving the semiconductor display device of the invention is not limited to the configurations shown in FIGS. 4A, 4B and 5.

15

### [Embodiment 3]

FIG. 7 is an outline view of a light emitting device which is included in the semiconductor display devices of the invention. The semiconductor display device includes various modes in which the use of the invention is apparent, such  
20 as a component substrate which corresponds to one mode in which transistors for controlling the drive of display elements are formed in each of the pixels but display elements are not formed, a panel which corresponds to a mode in which display elements are formed on the component substrate, and a module which corresponds to a mode in which an IC including a controller, a power supply  
25 circuit and the like are implemented in the panel. In this embodiment, an example of a specific configuration of a light emitting device as a module is described.

FIG. 7 is an outline view of a module implemented with a controller 801 and a power supply circuit 802 in a panel 800. The panel 800 comprises a pixel  
30 portion 803 provided with a light emitting element in each of the pixels, a scan

driver circuit 804 for selecting the pixels in the pixel portion 803, and a signal line driver circuit 805 for supplying video signals to the selected pixels. In FIG. 7, the source follower or the voltage follower of the invention is provided on the output side of the signal line driver circuit 805.

5       A printed substrate 806 comprises a controller 801 and a power supply circuit 802. Each type of signals and power supply voltage outputted from the controller 801 or the power supply circuit 802 are supplied to the pixel portion 803, the scan driver circuit 804, and the signal line driver circuit 805 in the panel 800 via an FPC 807. The video signals for controlling the drive of the source  
10   follower and the voltage follower are supplied to the signal line driver circuit from the controller 801. Each type of signals and power supply voltage to be supplied to the printed substrate 806 are supplied via an interface (I/F) portion 808 provided with a plurality of input terminals.

In this embodiment, the panel 800 is implemented with the printed  
15   substrate 806 via the FPC 807, however, the invention is not limited to this structure. The controller 801 and the power supply circuit 802 may be directly mounted on the panel 800 by using COG (Chip On Glass) method. The controller 801 and the power supply circuit 802 may be integrated in the panel 800 as well. Further, in the printed substrate 806, capacitance formed between the  
20   lead wirings and resistance of the wirings themselves and the like may cause a blunted rise of the signals or a noise in the power supply voltage or the signals. In order to solve the aforementioned problems, a variety of elements such as a capacitor, a buffer or the like may be provided on the printed substrate 806 to avoid the blunted rise of the signals or a noise in the power supply voltage or the  
25   signals.

#### [Embodiment 4]

The semiconductor device of the invention can be applied to a variety of electronic devices, such as a video camera, a digital camera, a goggle display (a  
30   head mounted display), a navigation system, an audio reproduction device (a car

audio, an audio component system and the like), a laptop computer, a game machine, a portable information terminal (a mobile computer, a cellular phone, a portable game machine or an electric book and the like), an image reproduction device provided with a recording medium (more specifically, a device which can  
5 reproduce a recording medium such as a DVD (digital versatile disc) and so forth, and includes a display for displaying the reproduced image), or the like. Specific examples of the electronic devices are shown in FIGS. 8A to 8H.

FIG. 8A illustrates a display device which includes a housing 2001, a display portion 2002, and a speaker portion 2003. The semiconductor device of  
10 the invention can be applied to the display portion 2002. The display device includes a whole series of display device for displaying information, such as a personal computer, a receiver of TV broadcasting and an advertising display. The semiconductor device of the invention can be applied to the display portion 2002 and the other signal processing circuit.

15 FIG. 8B illustrates a digital still camera which includes a body 2101, a display portion 2102, an image receiving portion 2103, an operation key 2104, an external connection port 2105, a shutter 2106 and the like. The semiconductor device of the invention can be applied to the display portion 2102 or the other signal processing circuit.

20 FIG. 8C illustrates a laptop computer which includes a body 2201, a housing 2202, a display portion 2203, a keyboard 2204, an external connection port 2205, a pointing mouse 2206 and the like. The semiconductor device of the invention can be applied to the display portion 2203 or the other signal processing circuit.

25 FIG. 8D illustrates a mobile computer which includes a body 2301, a display portion 2302, a switch 2303, an operation key 2304, an infrared port 2305 and the like. The semiconductor device of the invention can be applied to the display portion 2302 or the other signal processing circuit.

FIG. 8E illustrates a portable image reproduction device provided with a  
30 recording medium (specifically a DVD reproduction device), which includes a

body 2401, a housing 2402, a display portion A 2403, a display portion B 2404, a recoding medium (DVD or the like) reading portion 2405, an operation key 2406, a speaker portion 2407 and the like. The display portion A 2403 mainly displays image data while the display portion B 2404 mainly displays text data. Note that  
5 the image reproduction device provided with a recording medium includes a domestic game machine and the like. The semiconductor device of the invention can be applied to the display portions A 2403 and B 2404 or the other signal processing circuit.

FIG. 8F illustrates a goggle type display (a head mounted display) which  
10 includes a body 2501, a display portion 2502, and an arm portion 2503. The semiconductor device of the invention can be applied to the display portion 2502 or the other signal processing circuit.

FIG. 8G illustrates a video camera which includes a body 2601, a display portion 2602, a housing 2603, an external connection port 2604, a remote control  
15 receiving portion 2605, an image receiving portion 2606, a battery 2607, an audio input portion 2608, operation keys 2609 and the like. The semiconductor device of the invention can be applied to the display portion 2602 or the other signal processing circuits.

FIG. 8H illustrates a cellular phone which includes a body 2701, a  
20 housing 2702, a display portion 2703, an audio input portion 2704, an audio output portion 2705, an operation key 2706, an external connection port 2707, an antenna 2708 and the like. Note that the power consumption of the cellular phone can be reduced by displaying a white text on a black background in the display portion 2703. The semiconductor device of the invention can be applied  
25 to the display portion 2703 and the other signal processing circuits.

As described above, the applicable range of the invention is so wide that the invention can be applied to electronic devices of various fields.